

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/605,227	09/16/2003	Kangguo Cheng	FIS920030221US1	2226
32074	7590 09/19/2005		EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			ROSE, KIESHA L	
			ART UNIT	PAPER NUMBER
			2822	
			DATE MAILED: 09/19/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/605,227	CHENG ET AL.				
Office Action Summary	Examiner	Art Unit				
·	Kiesha L. Rose	2822				
The MAILING DATE of this communication app						
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	l. ely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 27 Au	<u>igust 2005</u> .					
,	·—					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>13-26</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
	6) Claim(s) 13-26 is/are rejected.					
7) Claim(s) is/are objected to.	r alastian raquiroment					
8) Claim(s) are subject to restriction and/or	election requirement.	•				
Application Papers		·				
9) The specification is objected to by the Examine	r.	:				
10)☐ The drawing(s) filed on is/are: a)☐ acce						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correcting 11) The oath or declaration is objected to by the Ex						
Priority under 35 U.S.C. § 119						
_		(d) or (f)				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. ☐ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau	(PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list	of the certified copies not receive	d				
N.						
Attachment(s)	_					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 8/27/05.		atent Application (PTO-152)				

Art Unit: 2822

DETAILED ACTION

This Office Action is in response to the RCE filed 27 August 2005.

Information Disclosure Statement

The information disclosure statement filed 27 August 2005 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 13,15-19 and 21-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Agahi et al. (U.S. Patent 6,335,239) in view of Hummler et al. (U.S. Patent 6,586,300) and Birner et al. (U.S. Patent 6,660,582).

Agahi discloses a DRAM (Fig. 2b) that contains a semiconductor wafer (203), a wafer having a trench etched through, an isolating collar (210) formed within the trench, a lower contact (218) for the vertical transistor formed above the collar, a vertical body

Art Unit: 2822

layer of silicon (P-epi) formed on an exposed vertical surface within the trench, a pad dielectric (242), a gate dielectric (gate ox), formed on an exposed vertical surface of the silicon body layer within the trench, thereby isolating the body layer from the trench interior, a gate electrode (N+ Poly) formed within the trench an separated from the body layer of silicon by the gate dielectric layer, an upper electrode (220) formed in contact with the body layer of silicon thereby establishing a path for conducting carriers from the lower contact to the upper contact through the vertical body layer, the gate electrode extending up to a wafer surface thereby leaving a central gate electrode ((N+ Poly (under WL conductor)) of width less than original trench width and having at least one aperture adjacent thereto that extends outward to the original trench width and down to make contact with the upper electrode and dielectric (OX) filling aperture adjacent to the central gate electrode to isolate central gate electrode, the central gate electrode capped by a gate contact cap (WL Conductor) and bracketed by gate contact sidewalls (Oxide) and an aperture (282) for a drain contact (232) formed adjacent to one of the gate contact sidewalls and being located transversely with respect to central gate electrode to make contact with said vertical body layer and with said drain, a capacitor (204/206) formed within a lower portion of the trench. Agahi discloses all the limitations except for a SiGe alloy on substrate. Whereas Hummler discloses a DRAM (Fig. 10) that contains a SiGe wafer above a bulk substrate, a trench etched through the SiGe layer into substrate, an isolating collar (120) formed within the trench, a lower contact (122) for the vertical transistor formed above the isolating collar and being in contact with a portion of the SiGe layer, a gate dielectric layer (154) formed on the exposed

Art Unit: 2822

vertical surface of the trench, a gate electrode (156), a capacitor (124) formed within the lower portion of the trench, an isolating layer (131) formed within the trench overlapping vertically the lower contact thereby separating capacitor from the upper portion of the trench. The wafer was a SiGe layer to act as a workplace for a DRAM device to be formed. (Column 4, lines 24-35) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Agahi by incorporating a SiGe wafer layer to act as a workplace for a DRAM device as taught by Hummler. Since the vertical body is formed of silicon and wafer layer being SiGe then when the two are combined together it makes the silicon layer strained. Agahi and Hummler disclose all the limitations except for the vertical body layer on an exposed surface and the exposed vertical surface being recessed transversely from an original trench width and extending upward substantially at original trench width and under an overhang. Whereas Birner et al. discloses a DRAM that contains a vertical body (61) along a exposed vertical surface which is recessed transversely from an original trench width and extending upward substantially at original trench width and under a overhang as seen in Figs. 4-6. The trench portion is widened from original trench width to supply room for the vertical body, which act as a protective layer. (Column 8, lines 23-31) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the devices of Agahi and Hummler by incorporating the exposed vertical surface being recessed transversely from an original trench width and extending upward substantially at original trench width and under a overhang to

Art Unit: 2822

supply room for the vertical body, which is a protective layer and to widen it from its original trench width as taught by Birner.

Claims 14 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Agahi, Hummler and Birner as applied to claims 13 and 19 above, and further in view of Imai et al. (U.S. Patent 5,847,419).

Agahi, Hummler and Birner disclose all the limitations except for a SiGe buffer layer formed between the substrate and a fully relaxed SiGe layer. Whereas Imai discloses a semiconductor device (Fig. 3d) that contains a substrate (11), a SiGe buffer layer (12) and a SiGe layer (15) formed thereon. The buffer layer is SiGe between the substrate and other SiGe layer to form tensile strain and improve higher speed. (Column 4, lines 48-65) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the devices of Agahi, Hummler and Birner by incorporating the SiGe buffer layer between the substrate and other SiGe layer to form tensile strain and improve higher speed as taught by Imai.

Response to Arguments

Applicant's arguments with respect to claims 13-26 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2822

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on M-F 8:30-6:00 off 2nd Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KR

AMIR ZARABIAN TETRSOW PATENT EXAMINER TETRNOLOGY CENTER 2800